
25XX080C/D
Block Diagram
STATUS
Register
HV Generator
I/O Control
Logic
Memory
Control
Logic
X
Dec
EEPROM
Array
Page Latches
SI
SO
CS
SCK
HOLD
WP
V CC
V SS
Y Decoder
Sense Amp.
R/W Control
TABLE 2-1:
INSTRUCTION SET
Instruction Name
READ
WRITE
WRDI
WREN
RDSR
WRSR
Instruction Format
0000 0011
0000 0010
0000 0100
0000 0110
0000 0101
0000 0001
Description
Read data from memory array beginning at selected address
Write data to memory array beginning at selected address
Reset the write enable latch (disable write operations)
Set the write enable latch (enable write operations)
Read STATUS Register
Write STATUS Register
FIGURE 2-1:
CS
READ SEQUENCE
0
1
2
3
4
5
6
7
8
9 10 1 1
2 1 2 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 3 0 3 1
SCK
Instruction
16-bit Address
SI
0
0
0
0
0
0
1
1 15 14 13 12
2
1
0
High-Impedance
Data Out
SO
7
6
5
4
3
2
1
0
? 2009 Microchip Technology Inc.
DS22151A-page 7